COMPANY

About VeriSilicon
Executive Team
Press Release
In the News
Events
Partners
Careers
Trademark
Contact Us

INVESTOR RELATIONS

Board of Directors
Major Investors
Stock Information
IR Contacts

This analog-to-digital converter uses Successive Approximation Register (SAR) architecture to achieve 12-bit resolution.

This ADC has dual input modes, i.e. single-ended and differential-ended. Differential-ended mode is used in noisy environment; whereas single-ended mode is used in clean environment. In single-ended input mode, 12 channels’ input signals can be selected. In differential-ended input mode, 6 pairs’ differential input signals can be selected.

The ADC has dual speed modes – 1Msps or 200Ksps, working in 200K mode could save some power.

It is suitable for integrated auxiliary codec applications and multi-converter architectures in wireless or battery-operated products.

Features

  • Silicon proven in 22, 28, 40, 55, 65, 110, 130, 180nm from SMIC, HHgrace, Global Foundries and Samsung

  • Resolution: 12-bit

  • Data Rate: 1Msps/200Ksps

  • DNL: ±1.5 LSB, INL: ±3 LSB

  • 62dB SNR @FIN=20KHz 1Msps

  • Single-ended or Differential-ended Modes

  • Analog Input Range

    -  VREFH to VREFL, could be rail-to-rail

  • Low Power Consumption

    -  500uA@1MSPS

    -  200uA@200KSPS

  • Flexible Control Logic

AuxADC.jpg

Search

Contact

Language

简体中文

English

日本語

芯原股份 (688521.SH)
Thank You for Subscribing
Thank you for subscripting to receive the latest news of VeriSilicon via email .
While you await our next issue, we invite you to learn more about VeriSilicon through the resources below.
CUSTOM SILICON SERVICE
Embedded Vivante GPU, Vision, and IoT cores
Embedded Vivante Dedicated Vision IP
ZSP Digital Signal Processors
Hantro Video Encoder and Decoder IP
Company Information
Close