The LVDS transmitter is designed to support single link transmission between host and flat panel display with up to SXGA+ resolution. It also supports dual link transmission between host and flat panel display with up to UXGA resolution.
The IP converts 35-bit of CMOS/TTL data into LVDS data stream. The transmitter can be programmed for rising edge or falling edge clocks via a dedicated pin.

|
|












