COMPANY

About VeriSilicon
Executive Team
Press Release
In the News
Events
Partners
Careers
Trademark
Contact Us

INVESTOR RELATIONS

Board of Directors
Major Investors
Stock Information
IR Contacts
High Number of Streams Encoder For Data Center

Hantro VC9800E enables up to 256 streams encoding with high video quality single-core solution, or multi-core solution, supporting AV1, HEVC, H.264, VP9 video formats and JPEG.

VeriSilicon's Hantro VC9800E is based on silicon-proven VeriSilicon Hantro technology and target to demand the high quality, high throughput, low bandwidth data centers to address the video transcoding, AI server, desktop virtualization even cloud gaming applications. Hantro VC9800E provides semiconductor manufacturers a minimum risk solution for integrating high-performance video capability into their chips.

Hantro VC9800E

Video Formats
Unified architecture supports multiple formats
AV1 main profle 8/10bit
HEVC main10, main, and main still profiles
H.264 Baseline, main and High, High10
VP9 profile 0 and profile 2 (10-bit)
JPEG
High Performance and Throughput
Up to 8K@30fps/16x1080P@30fps performance with a single-core
Up to 8K@120fps/64x1080P@30fps with multiple cores
High BUS latency tolerance without performance impact
Up to 256 streams in a single device
Maximally offloads the system CPU
Leading in PPA/Die Area for high performance solution
High Encoding Quality
Leading PSNR BDR data in data center video processors
New SCC(Screen Content Coding) Encoding tools for improving artificial sequences(Like Gaming) encoding quality and efficiency
Enhanced large motion sequences encoding mechanism to improve encoding quality for high speed scenes
Visual quality optimization for gaming video
User Controlled Intelligent encoding capability with AI by FLEXA-AI API
Features for Different Application Requirements
Based on frame level switching of virtual machine tasks, providing ultra-low latency task scheduling capabilities for cloud computing applications
Inline preprocessing features and OSD blending
DDR efficiency and bandwidth saving
Sub-picture Low-latency encoding
Security and DRM support
Flexible HW Configuration
HW configuration can be done for most video formats
Typical 1-4 cores or more in a device
Good balance between PPA and video quality for different targets
Configurable on quality level, feature set, and different performance
Controllable balance between performance and quality
Bandwidth saving by reference frame & input frame compression
API support
OpenMax-IL
FFmpeg avcodec Plug-in
VAAPI
Hantro Video Private ctrlSW API
V4L2 API

Search

Contact

Language

简体中文

English

日本語

芯原股份 (688521.SH)
Thank You for Subscribing
Thank you for subscripting to receive the latest news of VeriSilicon via email .
While you await our next issue, we invite you to learn more about VeriSilicon through the resources below.
CUSTOM SILICON SERVICE
Embedded Vivante GPU, Vision, and IoT cores
Embedded Vivante Dedicated Vision IP
ZSP Digital Signal Processors
Hantro Video Encoder and Decoder IP
Company Information
Close