公司

关于芯原
管理团队
新闻发布
公司动态
市场活动
合作伙伴
加入我们
商标
联系我们

投资者关系

董事成员
主要投资者
股票信息
投资者联系
可持续发展报告
USB 3.2 PHY

The USB 3.2 SuperSpeed Plus PHY provides a complete range of USB 3.2 Gen2 host and peripheral applications at up to 10 Gbps per lane, which can be flexibly configured with one lane or two lanes. The USB 3.2 PHY mode also integrates high-speed mixed signal circuits to support Gen1 (5 Gbps).

USB 3.2 PHY.png

Features

  • Fully compatible with:

    -  USB 3.2 SuperSpeed Plus: Universal Serial Bus 3.2 Specification, Revision 1.1

  • Supports data rates:

    -  USB 3.2 SuperSpeed Plus 10 Gbps (Gen 2) and 5 Gbps (Gen 1)

  • Supports all USB 3.2 power management modes

  • Spread spectrum clock (SSC) and data scrambling to minimize EMI

  • APB and I2C interfaces to access the internal registers for different applications

  • Multiple loopback and compliance test modes

  • Built-in BIST pattern generator and checker with programmable modes for stand-alone tests

  • On-chip Eye Opening Monitor (EOM) to measure the eye diagram at the RX side

  • Adaptive and configurable RX continuous time linear equalizer (CTLE) and decision feedback equalizer (DFE)

  • Programmable TX feed-forward equalization (FFE)

  • 8b/10b and 128b/132b encoding and decoding implemented in hardware

  • Supports LFPS generation and detection

  • IEEE standards 1149.1 and 1149.6 (JTAG) boundary scan for internal visibility and control

  • Supports a wide range of reference clocks: 12/19.2/20/24/25/26/27/30/38.4/40/48/50/52/54/60/100/200 MHz

搜索

联系

语言

简体中文

English

日本語

芯原股份 (688521.SH)
感谢您的订阅
感谢您通过邮件.订阅芯原的最新消息。在您等待我们网站的下次更新时,我们邀请您通过以下资源来了解芯原的更多信息。
芯片定制解决方案
Vivante图形处理器IP
Vivante神经网络处理器IP
ZSP数字信号处理器IP
Hantro视频处理器IP
关于芯原
关闭